Old Web
English
Sign In
Acemap
>
Paper
>
BIST-RM: BIST-assisted reliability management of SoCs using on-chip clock sweeping and machine learning
BIST-RM: BIST-assisted reliability management of SoCs using on-chip clock sweeping and machine learning
2016
Sadi Mehdi
Contreras Gustavo
Tran Dat
Chen JiFeng
Winemberg LeRoy
Tehranipoor Mark
Keywords:
Computer architecture
Simulation
Chip
Search engine
Engineering
Embedded system
reliability management
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]