Old Web
English
Sign In
Acemap
>
Paper
>
The real chip evaluation of Through Chip Interface IP for Renesas 65nm SOTB process
The real chip evaluation of Through Chip Interface IP for Renesas 65nm SOTB process
2019
Amano Hideharu
Kayashima Hideto
Shidei Tsunaaki
Kojima Takuya
Keywords:
Embedded system
Chip
Computer science
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]