Old Web
English
Sign In
Acemap
>
Paper
>
Designing of ultra-low-power high-speed repeaters for performance optimization of VLSI interconnects at 32 nm
Designing of ultra-low-power high-speed repeaters for performance optimization of VLSI interconnects at 32 nm
2019
Afreen Khursheed
Kavita Khare
Fozia Z. Haque
Keywords:
Electronic engineering
Mathematics
Very-large-scale integration
Repeater
Power–delay product
Repeater insertion
Carbon nanotube field-effect transistor
ultra low power
Interconnection
Correction
Source
Cite
Save
Machine Reading By IdeaReader
19
References
6
Citations
NaN
KQI
[]