Effect of back oxide thickness of FDSOI on SRAM performance

Abstract In this work a 6 Transistor SRAM circuit is designed and simulated with FDSOI device whose Channel length ( L CH ) and Buried Oxide (BOX) thickness ( T box ) is varied to observe the effects on the circuit performance in terms of stability, power consumption and delay. The L CH and T box are considered separately, the simulation is performed on same circuit considering four values of T box for each L CH to comprehend the effects of these parameters. The Static Noise Margin (SNM) is discussed with great importance as it gives a clear idea about the stability of the stored data which is satisfactory for FDSOI device based SRAM performance. The delay and standby power consumption also suggest that this device is suitable for constructing memory circuits.