Tools for rapid construction of VHDL performance models for DSP systems

This paper describes a set of tools that were jointly developed by RTI and Virginia Tech that semi-automates the process of constructing VHDL performance models for DSP applications. Use of these tools allows rapid evaluation of larger design spaces than was previously feasible. This paper describes an architecture tradeoff environment that integrates our tools with several commercial tools.