Firm Level Innovation and Productivity: Is there a Common Story Across Countries?
2003
Automatic memory tester apparatus for processing failure information of a memory under test (MUT) including a high speed pattern generator for providing digital test patterns to the MUT for storage of data at MUT addresses in the MUT, a failure processor for comparing outputs from the MUT with expected outputs to obtain failure information, and a fail map random access memory (RAM) having fail map addresses corresponding to the MUT addresses and connected to receive the failure information and store it at corresponding fail map addresses. The fail map addresses includes bits to address individual bits of multibit words. An address generator of the high speed pattern generator for randomly addresses and reads individual bits of the multibit words to provide a serial bit output for display. Relative positions of the display related to topical positions of associated memory elements on the MUT.
- Correction
- Cite
- Save
- Machine Reading By IdeaReader
23
References
0
Citations
NaN
KQI