Processor Design for Soft Errors: Challenges and State of the Art
2016
Today, soft errors are one of the major design technology challenges at and beyond the 22nm technology nodes. This article introduces the soft error problem from the perspective of processor design. This article also provides a survey of the existing soft error mitigation methods across different levels of design abstraction involved in processor design, including the device level, the circuit level, the architectural level, and the program level.
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
201
References
19
Citations
NaN
KQI