Design and testing of a self-powered 3D integrated SOI CMOS system

2008 
A self-powering 3D integrated circuit built using an SOI CMOS process is presented. The 3D integrated circuit has three tiers connected by vertical vias through the intertier oxides. The circuit elements are a photodiode array, a charge-integrating capacitor, and a local oscillator with an output buffer, each on a separate tier. The final system size is 250@mmx250@mmx696@mm. Our results demonstrate the circuit as a feasible proof-of-concept 3D ''system''. The photodiode array stores charge on the capacitor and powers the oscillator as designed.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    12
    References
    3
    Citations
    NaN
    KQI
    []