Old Web
English
Sign In
Acemap
>
Paper
>
Power and Obstacle Aware 3D Clock Tree Synthesis
Power and Obstacle Aware 3D Clock Tree Synthesis
2017
Leena Chandrakar
S. Ravi
Harish M Kittur
Keywords:
Skew
Obstacle
Real-time computing
Clock gating
Digital clock manager
Engineering
clock tree synthesis
Embedded system
Correction
Source
Cite
Save
Machine Reading By IdeaReader
25
References
2
Citations
NaN
KQI
[]