Old Web
English
Sign In
Acemap
>
Paper
>
Memory Architecture Optimization for Streaming Applications in High-Level Synthesis
Memory Architecture Optimization for Streaming Applications in High-Level Synthesis
2017
Jasmina Vasiljevic
Keywords:
Field-programmable gate array
Parallel computing
High-level synthesis
Memory architecture
Computer science
Computer architecture
Correction
Source
Cite
Save
Machine Reading By IdeaReader
37
References
0
Citations
NaN
KQI
[]