A 34 Mb 3.3 V serial flash EEPROM for solid-state disk applications

1995 
This 34 Mb 3.3 V serial flash EEPROM for solid state disk applications has on-board digitally-controlled power registers compatible to the existing serially-controlled command architecture. A bank of high-linearity current-referenced DACs with fast-slewing regulated supply buffers creates multiple internal voltage sources that are completely accessible (and measurable) by the dedicated external controller. Also, new to this design is a verify (VFY) function that operates simultaneously with programming (PGM) and eliminates the need for an iterative PGM/VFY sequence. The die is fabricated using a triple poly single metal twin well 0.55 /spl mu/m CMOS process with memory cell size of 2.1 /spl mu/m/sup 2/.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    2
    References
    14
    Citations
    NaN
    KQI
    []