Old Web
English
Sign In
Acemap
>
Paper
>
A Low Power, Scalable and Runtime Customizable Microprocessor Architecture for Image Processing
A Low Power, Scalable and Runtime Customizable Microprocessor Architecture for Image Processing
2007
Giuseppe Notarangelo
Francesco Pappalardo
Elena Salurso
Elio Guidetti
Keywords:
Computer architecture
Architecture
Embedded system
Microprocessor
Image processing
Engineering
Scalability
microprocessor architecture
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]