Method for implementing CY7C68013 communication on basis of FPGA (field programmable gate array)

2013 
The invention relates to a method for implementing CY7C68013 communication on the basis of an FPGA (field programmable gate array). The method is used for communicating the FPGA with a USB (universal serial bus) chip CY7C68013, a fifo (first in first out) device is added into the FPGA for caching data, and accordingly loss of the data can be prevented; a function of transmitting data with high priorities in a prior manner is realized under the control of a state machine; an internal circuit of the FPGA comprises an FPGA interface module and a modulation, demodulation and data processing module; the FPGA interface module internally comprises three data interfaces and is used for communicating the FPGA with the chip CY7C68013, the FPGA and the chip CY7C68013 are communicated with each other via data ports of the chip CY7C68013, and 16bit data are transmitted between the FPGA and the chip CY7C68013 in each communication procedure. The method has the advantages that transmission of other data can be assuredly suspended under the control of the state machine in the FPGA and chip CY7C68013 communication procedures if the data with the high priorities arrive and transmission conditions are met, so that the important data with the high priorities can be assuredly transmitted in first time, the data are cached by the aid of fifo device, and loss of the data with low priorities can be assuredly prevented in transmission waiting procedures.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    0
    References
    0
    Citations
    NaN
    KQI
    []