A new decoding scheme and erase sequence for 5 V only sector erasable flash memory
1992
The authors describe a decoding scheme and erase sequence for a 5-V-only sector-erasable flash memory. A source line decoder eliminates the erase disturb problem and lowers the power consumption. The maximum switching voltage is reduced to 10 V, which makes possible a tight word line pitch for a 64-Mb flash memory. Narrow threshold voltage distribution of erased memory cells is obtained by programming after erase. >
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
2
References
3
Citations
NaN
KQI