Design Implications of Single Event Transients in a Commercial 45 nm SOI Device Technology

This paper presents modeling and measurements of single event transients in a commercial 45 nm SOI device technology. SETs in clock circuits and pass gates can cause upsets in circuit structures hardened against single event upsets.