Topology dependence of floating gate faults in MOS integrated circuits

Models for floating gate faults in MOS integrated circuits are introduced. It is experimentally demonstrated that these models are mask-topology-dependent. The logic state of the gate can be stuck-at, undefined or influenced. In the case of an influenced gate a `pseudo-MOS transistor? is defined.