Old Web
English
Sign In
Acemap
>
Paper
>
Leakage Current Reduction in CMOS Circuits Using Stacking Technique
Leakage Current Reduction in CMOS Circuits Using Stacking Technique
2020
N. Geetha Rani
G. Ragapriya
Harshitha
G Swetha
B. Sri Jyothi
Keywords:
Optoelectronics
CMOS
Stacking
Electronic circuit
Materials science
leakage current reduction
Correction
Source
Cite
Save
Machine Reading By IdeaReader
9
References
0
Citations
NaN
KQI
[]