Old Web
English
Sign In
Acemap
>
Paper
>
Estimation and optimization of layout parasitics for silicon-based millimeter-wave integrated circuits
Estimation and optimization of layout parasitics for silicon-based millimeter-wave integrated circuits
2007
Padmanava Sen
Keywords:
Integrated circuit layout
Parasitic extraction
Extremely high frequency
Electrical engineering
Integrated circuit
CMOS
Electronic engineering
Silicon
Engineering
silicon based
millimeter wave integrated circuits
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
1
Citations
NaN
KQI
[]