Old Web
English
Sign In
Acemap
>
Paper
>
Synthesis & FPGA Implementation of UART IP Soft Core
Synthesis & FPGA Implementation of UART IP Soft Core
2013
Sohini Chatterjee
Sona Gava
Shreya Sharan
Subir Maity
B. Tech Student
Keywords:
Field-programmable gate array
Universal asynchronous receiver/transmitter
Parallel computing
Computer science
Embedded system
Computer architecture
soft core
Correction
Source
Cite
Save
Machine Reading By IdeaReader
1
References
0
Citations
NaN
KQI
[]