Old Web
English
Sign In
Acemap
>
Paper
>
Design of Power Efficient Double Edge Triggered DLL Clock Generator
Design of Power Efficient Double Edge Triggered DLL Clock Generator
2017
V. Yamuna
Keywords:
Clock domain crossing
Computer hardware
Electronic engineering
Clock generator
Computer science
power efficient
double edge
Correction
Source
Cite
Save
Machine Reading By IdeaReader
1
References
0
Citations
NaN
KQI
[]