Gate-controlled quantum collimation in nanocolumn resonant tunnelling transistors

Nanoscaled resonant tunneling transistors (RTT) based on MBE-grown GaAs/AlAs double-barrier quantum well (DBQW) structures have been fabricated by a top-down approach using electron-beam lithographic definition of the vertical nanocolumns. In the preparation process, a reproducible mask alignment accuracy of below 10?nm has been achieved and the all-around metal gate at the level of the DBQW structure has been positioned at a distance of about 20?nm relative to the semiconductor nanocolumn. Due to the specific doping profile n++/i/n++ along the transistor nanocolumn, a particular confining potential is established for devices with diameters smaller than 70?nm, which causes a collimation effect of the propagating electrons. Under these conditions, room temperature optimum performance of the nano-RTTs is achieved with peak-to-valley current ratios above 2 and a peak current swing factor of about 6 for gate voltages between ?6 and +6?V. These values indicate that our nano-RTTs can be successfully used in low power fast nanoelectronic circuits.