Hardware realization method of fissile bootstrap particle filtering algorithm based on FPGA (Field Programmable Gate Array)
2011
The invention relates to a hardware realization method of a fissile bootstrap particle filtering algorithm based on an FPGA (Field Programmable Gate Array), wherein a sampling unit, a weight calculating and summing unit, a weight sharpness detecting unit, re-sampling unit, a result outputting unit, a Gauss signal generator, an ROM (Read Only Memory) and a detection controlling unit are utilized. The Gauss signal generator is used for generating Gauss white noise to initialize particles and cause particle fission; the sampling unit is used for finishing the initialization and updating of particles; the detection controlling unit is used for controlling the sampling unit, the weight calculating and summing unit and the result outputting unit; the weight calculating and summing unit is mainly used for calculating weights of the particles and the weight sum; the weight sharpness detecting unit is mainly used for detecting the degree of weight sharpness, carrying out fission processing on the particles and directly transmitting the particles after the fission processing to the sampling unit if the degree of weight sharpness is serious, and directly transmitting the particles to the re-sampling unit if the degree of weight sharpness is weaker; and the re-sampling unit is mainly used for re-sampling and transmitting the particles after the re-sampling to the sampling unit for updating.
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI