Old Web
English
Sign In
Acemap
>
Paper
>
Synthesis, verification, and optimization of systolic arrays
Synthesis, verification, and optimization of systolic arrays
1986
Rajopadhye
Keywords:
Parallel computing
Computer architecture
Functional programming
Parallel processing
Systolic array
Integrated circuit
Computer science
Correction
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]