Old Web
English
Sign In
Acemap
>
Paper
>
Reduction of interpolants for logic synthesis
Reduction of interpolants for logic synthesis
2010
Backes
Riedel
Keywords:
Interpolation
Computability
Reduction (complexity)
Boolean satisfiability problem
Arithmetic
Boolean function
Logic synthesis
Logic gate
Computer science
Craig interpolation
Correction
Source
Cite
Save
Machine Reading By IdeaReader
7
References
2
Citations
NaN
KQI
[]