A 4.5ns 256K CMOS SRAM with tri-level word line

A report on a CMOS SRAM with a peak current of 45mA obtained through the use of an address transition activated circuit combined with a tri-level word-line circuit will be presented.