Monolithic integration of III–V devices with silicon photonics on a modified SOI platform

We propose that monolithic integration of defect-free III–V on Si can be achieved with sub-20nm nano-patterned substrate. A novel SOI structure is modified for realizing this integration in low cost and high yield.