A board level parallel test and short circuit failure repair circuit for high-density, low-power DRAMs

The authors present a board level parallel test circuit which greatly increases the throughput of test operations for high-density DRAMs. Also described is a short circuit failure repair circuit which enhances the yield of super low power DRAMs. They are both useful for the manufacturing of high-density, low-power DRAMs.