Microprocessor cores
2000
This paper compares and contrast two very different approaches to testing cached CPU macrocells that are typically embedded in a System on Chip (SoC). One uses a test bus to apply functional vectors, while the other uses a combination of scan insertion, memory BIST and test collars. IP protection issues and nonintrusive tracing are also discussed.
Keywords:
- Correction
- Cite
- Save
- Machine Reading By IdeaReader
2
References
0
Citations
NaN
KQI