Old Web
English
Sign In
Acemap
>
Paper
>
Automatic Translation of SystemC Simulation Model From VHDL RTL Model : a Semantic Approach
Automatic Translation of SystemC Simulation Model From VHDL RTL Model : a Semantic Approach
2006
Richard Buchmann
Alain Greiner
Keywords:
SystemC
Parallel computing
Computer science
VHDL
Programming language
automatic translation
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]