Old Web
English
Sign In
Acemap
>
Paper
>
VHDL Design, DFT, ATPG & Layout Implementation Service of a Digital Block for a DAC Converter
VHDL Design, DFT, ATPG & Layout Implementation Service of a Digital Block for a DAC Converter
2000
A. De Capoa
P. Lamanna
S. Piccioni
Keywords:
Parallel computing
Computer architecture
VHDL
Computer science
Automatic test pattern generation
Correction
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]