Old Web
English
Sign In
Acemap
>
Paper
>
A practical process to integrate time and logic dimensions for system performance evaluation
A practical process to integrate time and logic dimensions for system performance evaluation
1994
Chii-Lian Lin
Wen-Ruey Wu
Chih-Ming Liu
Keywords:
Theoretical computer science
AND gate
Computer science
Multiplexing
system evaluation
Computer engineering
Correction
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]