Old Web
English
Sign In
Acemap
>
Paper
>
An incremental wiring algorithm for VLSI layout desing
An incremental wiring algorithm for VLSI layout desing
2003
Yukiko Kubo
Shigetoshi Nakatake
Yoji Kajitani
Masahiro Kawakita
Keywords:
Theoretical computer science
Mathematics
Very-large-scale integration
vlsi layout design
Embedded system
Computer engineering
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]