Improvement of 48 nm TANOS NAND Cell Performance by Introduction of a Removable Encapsulation Liner

This paper presents charge trapping (CT) cells integrated with a sacrificial liner at the word line (WL) side wall which improves significantly the erase and retention characteristics, currently the main issues in CT memory devices.