Implementation of flight control computer hardware using the C6701 processor

Flying Test Bed (FTB) program is to establish the in-house capability of digital flight control computer (DFLCC) development which will be installed on the existing Korean Supersonic Aircraft (KSA). A hardware manufacturing technology of DFLCC mainly lies in constitution and layout of central processing unit (CPU), and input output processor (IOP) board which includes core processor, with those of other boards. The FTB DFLCC has triplex digital redundancy architecture. We use to DFLCC rapid prototyping (RP) to help the participants perform design review and function analysis easily. In this paper, we present the establishment and implementation of FTB DFLCC hardware using the SMJ320C6701 processor and RP. Also, channel valid logic and cross channel data link (CCDL) are described for redundancy management.