Old Web
English
Sign In
Acemap
>
Paper
>
A Low Power 622MHz CMOS Phase-Locked Loop with Source-coupled VCO and PFD Using Uniquely Designed Inverters
A Low Power 622MHz CMOS Phase-Locked Loop with Source-coupled VCO and PFD Using Uniquely Designed Inverters
1996
Hiroyasu Yoshizawa
Kenji Taniguchi
Hiroyuki Shirahama
Kenichi Nakashi
Keywords:
Electronic engineering
Voltage-controlled oscillator
Phase-locked loop
CMOS
Engineering
Electrical engineering
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]