Old Web
English
Sign In
Acemap
>
Paper
>
FPGA based Efficient Error Reduction Address Generator for WiMAX DEINTERLEAVER
FPGA based Efficient Error Reduction Address Generator for WiMAX DEINTERLEAVER
2021
Sakhamura Sravanthi
Rajendra Prasad Somineni
Keywords:
Computer hardware
WiMAX
error reduction
Field-programmable gate array
address generator
Computer science
Correction
Source
Cite
Save
Machine Reading By IdeaReader
2
References
0
Citations
NaN
KQI
[]