Design Options for High Efficiency Linear Handset Power Amplifiers

Design techniques for handset power amplifiers are discussed, with emphasis on high efficiency architectures and CMOS technology. Experimental results with prototype circuits including Doherty, envelope tracking, outphasing and digital polar modulation are presented. Future design challenges are also highlighted. Index Terms — Power amplifiers, RF transmitters, wireless integrated circuit technology.