Old Web
English
Sign In
Acemap
>
Paper
>
hp22 nm Node Low Operating Power(LOP)向けSub-10nmゲートCMOS技術(VLSI回路,デバイス技術(高速,低電圧,低電力))
hp22 nm Node Low Operating Power(LOP)向けSub-10nmゲートCMOS技術(VLSI回路,デバイス技術(高速,低電圧,低電力))
2004
nobuaki yasutake
kazuya oouti
mi fuziwara
kan na adati
mei hokazono
taketugu kozima
sin syun aoki
hiroyuki sudou
takesi watanabe
satosi morooka
ou yuki mizuno
tosiyuki umakosi
takasi simizu
sinzi mori
hideki koguma
ä¿ä¹ ä½ã æ¨
mituhiro oomura
kiyotaka miyano
hirosi rei yamada
hirosi tomita
daisuke matusita
kouiti muraoka
satosi inaba
mariko takayanagi
kazunari isimaru
hidemi isiuti
Keywords:
Parallel computing
Computer science
CMOS
Computer hardware
Artificial intelligence
Pattern recognition
Embedded system
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]