Old Web
English
Sign In
Acemap
>
Paper
>
Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits
Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits
2007
Czajkowski
Brown
Keywords:
Dynamic demand
Enhanced Data Rates for GSM Evolution
Electronic circuit
Field-programmable gate array
Low-power electronics
Power (physics)
Lookup table
Electrical engineering
dynamic power dissipation
Computer science
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
1
Citations
NaN
KQI
[]