Medicis: An Environment for Remote FPGA Circuit Testing by Internet

During FPGA (Field Programmable Gate Array) circuit conception, it is generally necessary to perform after placement and routing a post simulation including all time delays. It permits to know global performances of the circuit and to detect critical paths after routing. All available commercial synthetizers are able to produce a standard delay file used for post simulation.