Two hardware implementations for modular multiplication in the AMNS: Sequential and semi-parallel

Abstract We propose two hardware architectures for the modular multiplication over a finite field F p using the Adapted Modular Number System (AMNS). We present their optimized implementations, with low latency.