Old Web
English
Sign In
Acemap
>
Paper
>
Hardware Efficient and Low-Latency CA-SCL Decoder Based on Distributed Sorting
Hardware Efficient and Low-Latency CA-SCL Decoder Based on Distributed Sorting
2016
Liang Xiao
Yang Junmei
Zhang Chuan
Song Wenqing
You Xiaohu
Keywords:
World Wide Web
Parallel computing
Latency (engineering)
Sorting
Search engine
Computer science
Embedded system
Data mining
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]