Old Web
English
Sign In
Acemap
>
Paper
>
Design of High Speed Low Power Counter using Pipelining
Design of High Speed Low Power Counter using Pipelining
2014
K. N. Vijeyakumar
Sumathy
P Pramod
S.Saravanakumar
Keywords:
Parallel computing
Pipeline (computing)
Frequency divider
Electronic engineering
Computer science
Electrical engineering
Correction
Source
Cite
Save
Machine Reading By IdeaReader
5
References
0
Citations
NaN
KQI
[]