Old Web
English
Sign In
Acemap
>
Paper
>
A 14 bit 3GS/s DAC Achieving SFDR >63dB up to 1.4GHz with Random Differential-Quad Switching technique
A 14 bit 3GS/s DAC Achieving SFDR >63dB up to 1.4GHz with Random Differential-Quad Switching technique
2021
Fengjie Wang
Zhiyu Wang
Jiarui Liu
Faxin Yu
Keywords:
Electronic engineering
differential
Bit (horse)
Spurious-free dynamic range
Computer science
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]