Error neutralisation in switched current memory cells

This paper demonstrates that high performance operation of switched-current memory cells can be achieved by neutralisation of the cell's errors using gate-drain capacitive feedback. Simulation indicates that this technique can achieve 9-10 bit performance at a sampling frequency of 100 MS/s.