Design and Realization of Improved Matrix's Inverse Calculation in FPGA

This paper introduces an improved parallel structure for FPGA realization due to studying the algorithm of the up-triangle matrix's inverse.The structure is modeled by Verilog HDL,compiled and simulated by QuartusII.The result of the simulation shows that the parallel structure can finish n-order matrix's inverse calculation in n clock periods.