Old Web
English
Sign In
Acemap
>
Paper
>
Design of Asynchronous Interconnect Network for SoC Chip Test Report in Appendix B
Design of Asynchronous Interconnect Network for SoC Chip Test Report in Appendix B
2007
Hosuk Han
Junbok You
Keywords:
Computer architecture
Chip
Interconnection
Asynchronous communication
Computer science
Embedded system
test report
Correction
Source
Cite
Save
Machine Reading By IdeaReader
6
References
0
Citations
NaN
KQI
[]