Implementation of a low-cost and low-power batteryless transceiver SoC for UHF RFID and wireless power transfer system
2012
This paper describes a low-power, high-performance RFID tag and wireless power transfer IC for according to the requirements of the EPC Class 1 Generation 2. Operating in the frequency ranges of 860 ∼ 960 MHz, the reading operation of tag IC is the −15 dBm minimum power sensitivity. The tag IC consists of an analog part for modulation/demodulation/oscillation, a digital control logic part for controlling the transceiver functionality, and a 512-bit non-volatile memory (NVM) for storing EPC code and a unique identification number. The UHF RFID tag IC is implemented in the 0.18 µm CMOS standard technology. The overall power consumption is only 6 µW at 1.3 V supply voltage. The chip size is 610 µm × 615 µm.
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
7
References
3
Citations
NaN
KQI