A shared BIST optimization methodology for memory test

We present a methodology, based on genetic algorithms, that optimizes shared heterogeneous Memory BIST architectures with regards to area, testing peak power and test time.