A 25ns 4K static RAM
1979
Using device scaling, an N-channel MOS technology has been developed with minimum gate delays of less than 400ps. This paper will report on the design of 5V 1024b and 4096b RAMs with typical access times of 15ns and 25ns, respectively.
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
1
References
21
Citations
NaN
KQI